Skip to main content
X

Xenergic

Xenergic provides low-power SRAM IP designed for system-on-chip (SoC) applications, enabling efficient memory integration with minimal energy consumption. Their technology addresses the need for high-performance, energy-efficient memory solutions in sectors such as artificial intelligence, IoT, and mobile devices.

Lund, SwedenFounded 2017181K+ followers
Updated 4 months ago

Funding

$5.6M raised to dateRaised to date based on public sources. This may differ from the amount the company actually raised and is based only on what is publicly available on the internet.

Funding rounds are not available yet.

Founders

Product

Problem

System-on-chip (SoC) designs require efficient on-chip memory solutions to meet the demands of modern applications. Traditional SRAM IP often struggles to balance power consumption, speed, and area, leading to performance bottlenecks and increased energy usage in SoCs. This is especially critical in applications like AI, IoT, and high-performance computing where memory performance directly impacts overall system efficiency.

Solution

Xenergic provides a portfolio of SRAM IP solutions designed to optimize on-chip memory performance for SoCs. Their High-Speed Low-Power (HSLP) SRAM IP balances power and performance, reducing dynamic power by up to 40% and leakage by up to 55%. The Ultra-High-Speed SRAM IP maximizes speed, achieving up to 30% higher performance than competitors while maintaining competitive area and power. The High-Speed Turbo Memory IP leverages predictable access patterns in applications like AI and GPUs to reduce dynamic power by 80%, leakage by 60%, and area by 60%, while doubling the frequency of conventional SRAM. These solutions enable designers to tailor memory performance to specific application requirements, improving overall SoC efficiency and performance.

Target Audience

The primary target audience includes SoC designers and system architects in the AI, high-performance computing, IoT, mobile, and image sensor markets who require optimized on-chip memory solutions.

Features

  • **High-Speed Low-Power (HSLP) SRAM IP:** Balances power and performance with up to 40% lower dynamic power and 55% lower leakage.
  • **Ultra-High-Speed SRAM IP:** Delivers the highest possible speed, up to 30% higher than competitors, for data-intensive applications.
  • **High-Speed Turbo Memory IP:** Utilizes sequential or pseudo-random access for AI and GPU applications, reducing dynamic power by 80%, leakage by 60%, and area by 60% while doubling the frequency.
  • Optimized for edge computing, enabling more computation closer to the data source.
  • Designed for always-on applications, minimizing power consumption in mobile and IoT devices.
  • Suitable for image and video processing, offering efficient processing through vectorized data handling.
  • Enhances buffer capacity and throughput, enabling higher system frequencies for pipelined applications.
This profile is AI-generated and may contain inaccuracies.