About NeoLogic

The startup develops a family of processors optimized for cloud and edge computing, specifically targeting artificial intelligence and machine learning workloads. Their patent-pending chip design technology reduces transistor count while enhancing performance, enabling businesses to lower power consumption and improve yield and reliability.

```xml <problem> Conventional VLSI design faces limitations in transistor density and power efficiency, hindering performance scaling for modern computing workloads. Migrating to new technology nodes is becoming increasingly expensive, while existing architectures struggle to meet the demands of AI and machine learning applications. </problem> <solution> Neologic offers a family of processors based on its patented CMOS+ technology, designed to overcome the limitations of traditional CMOS circuits. This approach reduces transistor count by up to 3x, leading to a 50% reduction in power dissipation and a 40% area saving. The resulting processors deliver up to 3x performance-per-watt improvement, enabling more efficient and cost-effective computing for cloud and edge applications. The CMOS+ technology is fully compatible with existing EDA tools and CMOS fabrication processes, facilitating seamless integration and faster time-to-market. </solution> <features> - CMOS+ technology that reduces transistor count by up to 3x compared to standard CMOS designs - Up to 50% reduction in power dissipation for energy-efficient computing - Up to 40% area saving, enabling smaller and denser chip designs - High fan-in single-stage logic gates (6-16 inputs and more) - Power-efficient flip-flops, registers, and buffers - Full compatibility with all EDA tools and CMOS fabrication processes - Potential yield improvement (GDPW) and reliability improvement (NBTI) </features> <target_audience> The primary target audience includes businesses developing cloud and edge computing solutions, particularly those focused on artificial intelligence and machine learning applications. </target_audience> ```

What does NeoLogic do?

Where is NeoLogic located?

NeoLogic is based in Netanya, Israel.

When was NeoLogic founded?

NeoLogic was founded in 2021.

Location

Netanya, Israel

Founded

2021

Employees

32 employees

Find Investable Startups and Competitors

Search thousands of startups using natural language

AI voice (2021+)underground pipe robots energy flexibility software

Start Searching

NeoLogic

⚠️ AI-generated overview based on web search data – may contain errors, please verify information yourself! You can claim this account with your email domain to make edits.

Executive Summary

neologicvlsi.com 700+

Founded 2021 – Netanya, Israel

Funding

No funding information available.

Team (30+)

No team information available.

Company Description

Problem

Conventional VLSI design faces limitations in transistor density and power efficiency, hindering performance scaling for modern computing workloads. Migrating to new technology nodes is becoming increasingly expensive, while existing architectures struggle to meet the demands of AI and machine learning applications.

Solution

Neologic offers a family of processors based on its patented CMOS+ technology, designed to overcome the limitations of traditional CMOS circuits. This approach reduces transistor count by up to 3x, leading to a 50% reduction in power dissipation and a 40% area saving. The resulting processors deliver up to 3x performance-per-watt improvement, enabling more efficient and cost-effective computing for cloud and edge applications. The CMOS+ technology is fully compatible with existing EDA tools and CMOS fabrication processes, facilitating seamless integration and faster time-to-market.

Features

CMOS+ technology that reduces transistor count by up to 3x compared to standard CMOS designs

Up to 50% reduction in power dissipation for energy-efficient computing

Up to 40% area saving, enabling smaller and denser chip designs

High fan-in single-stage logic gates (6-16 inputs and more)

Power-efficient flip-flops, registers, and buffers

Full compatibility with all EDA tools and CMOS fabrication processes

Potential yield improvement (GDPW) and reliability improvement (NBTI)

Target Audience

The primary target audience includes businesses developing cloud and edge computing solutions, particularly those focused on artificial intelligence and machine learning applications.